module top_module (input a, input b, input c, output out);//

    reg out_r;
    andgate inst1 ( .a(a), .b(b), .c(c),.d(1'b1),.e(1'b1), .out(out_r) );
    assign out=~out_r;

endmodule
